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Abstract
In this paper we present the top-down fabrication of gate-all-around (GAA) and body-tied X-gate devices by a combination of etching
and oxidation steps resulting in a local silicon-on-insulator structure. The GAA has advantages in terms of enhanced current drive,
whereas the body-strapped structures allow for active leakage control and in some cases impact ionization devices. We demonstrate
an inverter fabricated along a single silicon rib. The inverter consists of two enhancement mode body-strapped X-gate NMOS transistors.
Static and dynamic experiments demonstrate a fully functional inverter with the output experiencing VDD/2 voltage swing, as expected
for an NMOS inverter with identical driver and load dimensions. In addition, we propose the use of these devices for cross-bar memory
addressing.
! 2008 Elsevier B.V. All rights reserved.
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1. Introduction
Recently there has been a widespread interest in silicon
nanowires (Si NW) for the next generation of electronic
devices [1]. The thin wires allow for 1D transport and in
addition nanowire devices are expected to offer an increase
in the density of logic functions. Generally, two different
options are explored; (i) Bottom-up approach, such as in
[1–3], in which the wires are grown or self-assembled onto
the substrate, this has advantages in terms of scalability
and integration density, and in addition in-situ doping of
wires is possible during chemical vapour deposition
(CVD) growth [4]. However, contacting and alignment is
problematic, since the location of the wires on the die is
generally not determined by a predefined mask set. (ii)
Top-down is the approach considered in this article, in this
case the wires are defined by ‘‘classical” microelectronic
lithographic processing and thus contacting and alignment
is not particularly challenging [5,6]. Nanoscaling is done by
smart processing, in our case a series of sacrificial oxidation
and etching steps.
In this work we have fabricated two types of devices; X-
gate and gate-all-around (GAA) structures, shown in
Fig. 1a and b, respectively, which each present their specific
advantages and both allow for a better control of short-
channel effects, and thus increased scalability.
The body-strap in the X-gate MOSFET allows for active
leakage control, and it is also required for the demonstra-
tion of punch-through impact ionization MOSFETs, which
we presented in [7]. On the other hand, the oxidation causes
bending in completely liberated (GAA) structures, which
induces tensile strain and leads to an important perfor-
mance improvement, see [8] for details.
Previously, we have successfully demonstrated the fabri-
cation of individual devices. However, in order for any
technology to be viable, it should also demonstrate the
capability of incorporating devices into large scale elec-
tronic circuits. In [9] a Si NW CMOS inverter is demon-
strated, but with devices on separate wires. The present
work focuses on the demonstration of an NMOS inverter,
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by the integration of two body-strapped X-gate MOSFETs
on the same nanowire. An inverter is one of the most basic
building blocks of electronic circuits, thus it is the first step
towards ‘‘logic-on-a-wire”.
2. Top-down si-wire fabrication
This section describes the process flow for the fabrica-
tion of both GAA and X-gate devices. Whether one or
the other is obtained depends on the design width of the
rib in step 1, thus on the same wafer we generally have both
types of devices. We use a top-down lithographic approach
(0.8 lm resolution) according to the process flow depicted
in Fig. 2.
This figure shows a process flow resulting in a pentago-
nal cross-section, but by varying the duration of the aniso-
tropic etch (step 1) and the isotropic etch (step 3) a
triangular cross section can be obtained. A rib is etched
in silicon, followed by a spacer formation, isotropic etching
(step 3) and a sacrificial oxidation (step 4). Depending on
the duration of these two steps and the design width, the
wires can either be connected to the substrate by a body-
tied pillar, Fig. 1a, or completely suspended, Fig. 1b. In
the latter case an out-of-plane bending of the wires is
observed, which is an indication of tensile stress (see
Fig. 1c).
A local SOI structure is created by deposition of a low
temperature oxide (LTO), followed by planarization by
chemical mechanical polishing (CMP) and partial etching.
A gate stack consisting of 10nm thermal oxide and poly-sil-
icon (100–500 nm) is created. The gate lithography uses a
fairly thick positive resist (2 lm) which after exposure
and development is etched 10 min in oxygen plasma. This
is required to remove unexposed resist underneath the sili-
con wire, which could otherwise lead to a shorting of the
two gates. The poly-silicon gate is etched isotropically, in
order to completely separate the two 3D devices.
A self-aligned implantation of gate, source and drain is
carried out (arsenic, 5 ! 1015 cm"2, 40 keV), followed by
annealing at 950 "C for 10 min. Because of the 3D geome-
try of the device along with the low diffusivity of arsenic, a
part of the gate on the lower concave part of the sidewalls
is practically un-doped. This results in some high Ioff. The
leakage can be controlled by the substrate bias on X-gate
devices, see Fig. 3. Recently we have reduced leakage in
Fig. 1. FIB-SEM image of the cross-section of (a) the X-MOSFET in the
inverter. (b) A GAA device on the same wafer. (c) SEM image of a
liberated bended wire after oxidation and oxide removal.
Fig. 2. Schematic showing a cross-section through the wire for a
simplified process flow. The steps are. (1) Anisotropic etching of a silicon
rib. (2) Spacer formation. (3) Isotropic etching to form the wire structure.
(4) Sacrificial oxidation. (5) Isolation and CMP. (6) Partial oxide etch
followed by gate stack formation, patterning and self-aligned implanta-
tion. Not shown are standard isolation and metallization steps.
Fig. 3. ID(VGS) for an X-gate device, showing that the uneven gate doping
is at the origin of the large Ioff. This can be reduced by applying a negative
substrate bias. Leff = 4.2 lm, Weff = 1.6 lm.
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both X-gate and GAA devices by increasing the poly-thick-
ness and doing a dual doping step; POCl3 diffusion before
gate patterning, followed by self-aligned implantation.
Nano-scaled gate lengths can be achieved by advanced
lithography, such as DUV or e-beam.
3. Electrical characterization
The ID(VGS) characteristics of a typical X-MOSFET is
shown in Fig. 3. The Ion is on the order of 100 lA/lm
for VGS = VDS = 2 V (Leff = 1.5 lm). The gate leakage is
negligible, but the device has a high Ioff around 2.3 lA/
lm without body bias, because of the uneven X-gate dop-
ing, as mentioned before. This can be reduced by around
two orders of magnitude by applying a negative substrate
bias of –3 V (see Fig. 3).
Fig. 4 shows the normalized ID(VDS) for a bended GAA
MOSFET and a body-tied tri-gate. The effective current
drive of the GAA is much larger than the body-tied device
for a given bias condition, which translates into a magni-
fied mobility of about 100% increase. This is due to existing
tensile strain in our fabricated suspended structures intro-
duced by oxidation, which significantly improves the elec-
tron mobility; the amount of strain was measured to 1–
3 GPa in [8].
The ID(VGS) and gm(VGS) for the X-MOSFETs consti-
tuting the inverter are shown in Fig. 5. These show high
low-field mobility of #500 cm2/Vs, which is also consistent
with previously observed results. The inverter devices suffer
from a somewhat larger contact resistance than that found
for previous devices, since the contacting on top of the
gate, without short-circuiting the channel, is rather diffi-
cult. Which is why the characteristics are not as good as
those previously measured on individual devices.
4. Applications
4.1. NMOS inverter on silicon rib
The normalized transfer characteristics for two different
VDD along with a SEM image of the inverter showing the
biasing scheme is shown in Fig. 6, we keep VCC as well




























Fig. 4. ID(VDS) curves normalized per effective width for a GAA device,
Weff = 620 nm and a tri-gate device, Weff = 1.2 lm, VGS = 1–5 V,
L = 10 lm. The threshold voltage difference (DVT #tens of mV) is
negligible compared to the value of VGS.
Fig. 5. Individual ID(VGS) curves for the two NMOS transistors consti-
tuting the inverter. The large Ioff is due to in complete gate doping and
hence a part of the channel is not controlled, Leff = 1.5 lm and















































Fig. 6. Normalized transfer characteristics for Vin,max = VDD = 2 and 5 V
as a function of normalized Vout, Leff = 1.5 lm,Weff = 1.2 lm. SEM image
of inverter showing the biasing scheme, the gate lengths are 1.5 lm, and
Weff = 1.2 lm. Inset show the inverter schematic, VCC = 0 V.
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as the substrate bias VBS at ground potential, VDD is set to
either 2 V or 5 V. The gate of the one NMOS is shorted to
VDD to form a saturated resistive load, while the input, Vin,
is applied to the gate of the other transistor. Vin is swept
from –1 V to VDD. Since the driver and load devices have
identical dimensions and similar Ion levels, the output volt-
age Vout can only be reduced to about VDD/2. The slope is
mainly determined by the high load current, combined with
a fairly high contact resistance. This issue can be resolved
easily by proper device sizing.
Dynamic characteristics are shown in Fig. 7, demon-
strating the expected inverter functionality at low fre-
quency switching (switching speed is limited by the
measurement setup – high output capacitance due to probe
testing – and not by the devices).
4.2. Crossbar addressing with GAA MOSFET
Another application which we foresee for the suspended
small dimension GAA devices concerns the decoding
scheme for highly-dense cross-bar memories [10]. Cross-
bar memories consist of a cross point between two nano-
wires, containing a memory node, for example a mechani-
cal switch or a molecular junction of variable resistivity.
The cross-bar has a high scalability potential since the state
is written, stored and read by the cross-bar junction itself,
which can be as small as a few tens of nanometres. How-
ever, an interface between the nanoscale cross-bar memory
and the micro-scale external circuitry, an addressing
scheme, is required. The GAA Si NW technology is per-
fectly suited for this purpose, as the Si NW channel can
serve as one of the dimensions of the cross-bar, while the
micron-scale poly gates are used for addressing a specific
row, see Fig. 8. The fabrication of a GAA inverter is the
first step towards this goal, which requires the integration
of multiple transistors (gates) on the same nanowire. A
detailed theoretical analysis of the addressing scheme under
expected device parameter variations in the present tech-
nology is presented in [11].
5. Conclusion
In this paper we have demonstrated the design and fab-
rication of GAA and body-tied X-gate MOSFETs and we
have reported the electrical characteristics of the individual
devices. Ion enhancement in GAA devices compared to X-
gate devices is observed due to tensile strain.
Furthermore, an NMOS inverter based on X-gate
devices has been implemented on a silicon rib and its func-
tionality is demonstrated.
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Fig. 8. Schematic of a decoding scheme to select a unique device in the
cross-bar matrix.
Fig. 7. Dynamic characteristics of the NMOS NW inverter. VDD = 2 V,
VBS = VCC = 0 V. The equal size of the two devices results in half the
voltage swing at the output. The frequency is limited by the experimental
set-up.
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